# This Page Is Inserted by IFW Operations and is not a part of the Official Record

# **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

### IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

### **PCT**

# WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



### INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

al Publication Number: WO 98/0	08249
al Publication Date: 26 February 1998 (26.	6.02.98
ted States: CN, DE, GB, JP, KR, US.	_
international search report.	

(54) Title: METHOD AND APPARATUS FOR DEPOSITING A PLANARIZED DIELECTRIC LAYER ON A SEMICONDUCTOR SUBSTRATE

### (57) Abstract

This invention relates to methods and apparatus for treating a semiconductor substrate. The method principally includes treating the substrate by forming on the substrate a liquid short-chain polymer of the general formula  $R_a$  Si (OH)<sub>b</sub> or  $R_a$  SiH<sub>b</sub> (OH)<sub>c</sub> where a + b = 4 ou a + b + c = 4 respectively; a, b and c are integers, Ri is a carbon-containing group and Si-C bonding is inferred.

### FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HŲ	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Мехісо	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		•
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

WO 98/08249

10

15

20

25

1

PCT/GB97/02240

# METHOD AND APPARATUS FOR DEPOSITING A PLANARIZED DIELECTRIC LAYER ON A SEMICONDUCTOR SUBSTRATE

This invention relates to methods and apparatus for treating a semiconductor substrate, such as a semi-conductor wafer, and, in particular, but not exclusively, to methods and apparatus for providing a low dielectric constant (known as low k) layer in a planarisation or gap filling operation.

Ιn our earlier co-pending Patent Application WO94/01885, the contents of which are incorporated herein by reference, we describe a planarisation technique in which a liquid short-chain polymer is formed on a semiconductor wafer by reacting silane (SiH<sub>4</sub>) with hydrogen peroxide (H<sub>2</sub>O<sub>2</sub>). The polymer, which initially is in a liquid state, is formed on to a wafer to produce planarisation either locally or This technique provides a globally, or gap filling. planarisation or gap filling layer of silicon dioxide and we have found it to be a most suitable material for semiconductor circuit manufacturing.

However, with the ever increasing demands to enhance device speed and reduce size, there can be problems in more advanced, devices with using silicon dioxide as the dielectric insulator between metal lines. The RC time constant associated with the metal lines (or interconnects) on an integrated circuit structure limits the device speed and is a function of the resistance of the interconnections, the thickness of the insulator and its dielectric constant.

5

10

15

20

25

Thus in order to reduce the RC time constant and enhance device speed, the options are to modify the characteristics of the interconnect, or the insulator. There are many device design constraints, and practicalities which restrict the designer's freedom and thus we believe it is extremely important to reduce the dielectric constant of the insulator, whilst trying to retain the other desirable properties which make silicon dioxide a suitable material.

For advanced semicoductor devices, dielectric constant values of <3.5 are required and ideally are <3.0. We have found that it is possible to provide a dielectric layer which substantially retains the desirable properties of silicon dioxide but which has a significantly reduced dielectric constant, thereby making it suitable for use in advanced logic devices.

We have also found that the dielectric constant can be reduced by applying a particular set of process conditions.

Accordingly, in one aspect of this invention, there is provided a method of treating a semiconductor substrate, comprising forming on the substrate a liquid short-chain polymer of the general formula  $R_aSi\left(OH\right)_b$  or  $R_aSiH_b\left(OH\right)_c$ 

where a + b = 4 or a + b + c = 4 respectively; a, b and c are integers, R is a carbon-containing group and Si-C bonding is inferred.

The reference to the polymer being 'liquid' is simply intended to indicate that it is neither gaseous not solidified at the moment of formation.

Preferably R is a methyl, ethyl, phenyl or vinyl group,

with methyl (CHi-) being particularly preferred.

The further polymerisation may be enhanced by heating. It is thought that the liquid short chain polymer undergoes further polymerisation reactions to form an amorphous structure of the general formula

 $-(R_x Si O_y)_n$ - where x + y = 4

x and y are integers

R is a carbon-containing group

 $n = 1 \text{ to } \infty$ 

5

15

20

25

10 Si-C bonding is inferred

In another aspect of this invention there is provided a method of treating a semiconductor substrate, which comprises positioning the substrate in a chamber;

introducing into the chamber in the gaseous or vapour state an organosilane containing compound with the general formula  $C_xH_y$ -Si<sub>n</sub>H<sub>a</sub>, and a further compound, containing peroxide bonding, and

reacting the organosilane compound with said further compound to provide on said substrate a short-chain polymer.

According to this invention a liquid short-chain polymer layer is formed on the substrate, the polymer being carbon doped to reduce the dielectric constant of the formed layer. The layer is formed by reacting a silicon containing compound with a compound containing peroxide bonding, and the dopant material may be bound to or otherwise associated with one of the reactants, preferably to the silicon containing gas.

4

The term peroxide bonding includes hydroperoxide bonds such as O-OH.

Preferably said silicon-containing compound is of the general formula R-SiH<sub>3</sub>; R may be a methyl, ethyl, phenyl or vinyl group with methyl (CH<sub>3</sub>-) being particularly preferred. Si-C bonding is inferred. Preferably said silicon-containing compound and said further compound may react in a surface reaction on the surface of the substrate. Further polymerisation of the polymer may take place to form an amorphous structure of the general Formula

 $-(R_xSiO_y)_n$ 

10

15

20

25

with the constraints set out above. Further polymerisation may be enhanced by radiative or chemical treatment e.g. by heating.

Preferably the dielectric constant, measured at 1MHz, of said deposited material is less than 3.5 and more preferably less than 3.

The deposition rates may be enhanced by use of a weakly ionized plasma within the process chamber. However, this is at the expense of Si-C bonding and thus the resultant dielectric constant of the deposited layer may be higher than if a plasma had not been used, but it will still be usefully lower than an un-doped silicon dioxide layer. Thus, with some silicon-containing precursors, the use of a plasma enhances the deposition rate without significant detriment to the planarity of the deposited polymer.

The method may further comprise forming or depositing

5

10

15

20

25

5

an under layer or base layer prior to the deposition of the polymer layer. The base layer is preferably deposited using a Chemical Vapour Deposition (CVD) or Plasma Enhanced Chemical Vapour Deposition process (PECVD) before the depositing of the polymer layer. The PECVD or CVD process is preferably carried out in a separate chamber to that in which the polymer layer is deposited, but can be carried out in the same chamber. The under layer may be a doped or undoped silicon dioxide or other silicon containing layer.

The method may further comprise depositing or forming a capping layer on the surface of the formed layer. This layer is preferably applied in a PECVD process.

Preferably said PECVD or CVD capping process is applied in a chamber separate to that in which the polymer layer is formed. The capping layer may be a doped or un-doped silicon dioxide or other silicon containing layer.

Preferably the PECVD or CVD chamber comprises a platen for supporting the substrate which is maintained at a temperature in the range of from 100°C - 450°C, and more preferably around 350°C.

The method may further comprise chemical or radiative treatment (e.g. heating) of the polymer layer and this heating preferably takes place after capping, as the cap provides mechanical stability for the polymer layer during cross-linking. The polymer layer may be heated to 350°C - 470°C for 10 to 60 minutes. For example the heating may last 30 minutes at 400°C. The heating may be achieved using a furnace, heat lamps, a hot plate, or plasma heating. The

5

10

15

25

heat treatment step removes excess water from the layer, which is a by-product of the cross-linking reaction. It may also remove SiOH bonds.

In another aspect, this invention provides apparatus for implementing the method as described above which comprises a CVD chamber and PECVD chamber, said CVD chamber having means for introducing therein two or more reaction gases or vapours, platen means for supporting semiconductor substrate, and means for maintaining the temperature of the platen at a required level, said PECVD or CVD chamber including platen means for supporting a semiconductor substrate, means for introducing one or more reaction gases or vapours, together with means for generating a plasma if required, to cause the gaseous vapours to react.

The invention may be performed in various ways and a specific embodiment will now be described, by way of example, with reference to the following drawings, in which:

Figure 1 is a schematic view of apparatus for 20 performing the treatment method;

Figure 2 is a FTIR analysis of an example of a polymer layer of this invention;

Figure 3 is a graph showing variation of refractive index with heating temperature for a polymer layer in accordance with this invention and two comparative layers;

Figure 4 is a Scanning Electron Micrograph showing the flow property of the polymer layer of this invention, and Figure 5 is a graph of integrated Si-C and C-H peak

5

10

15

20

25

7

areas versus heating temperature for a polymer layer an embodiment of this invention;

Figure 6 is a graph of dielectric constant versus Si-C/Si-O peak area ratio for the polymer layer in accordance with this invention; and

Figure 7 is a diagram of a chemical structure referred to below.

Apparatus for treating semiconductor substrates, such as semi-conductor wafers is schematically illustrated at 10 in Figure 1. It will be understood that only the features which are particularly required for the understanding of the invention are described and illustrated. The general construction of such apparatus is well known in the art.

Thus, the apparatus 10 includes a chemical vapour deposition (CVD) chamber 11 having a duplex shower head 12 and a substrate support 13. The shower head 12 is connected to RF source 14 to form one electrode, whilst the support 13 may be earthed and may form another electrode. (The RF source 14 is provided to allow etch back of the chamber and chamber furniture for cleaning purposes and/or to provide a weakly ionised plasma during deposition). The shower head 12 is connected by respective pipes 15 and 16 to a source of CH<sub>3</sub>SiH<sub>3</sub> in N<sub>2</sub> or other inert carrier and a source of H<sub>2</sub>O<sub>2</sub>. The carrier gas is conveniently used for ease of operation of the equipment; it is believed that the process could be performed without it.

The source of  $H_2O_2$  comprises a reservoir 17, an outlet pipe 18, a pump 19 and a flash heater 20 for vaporising the

8

 $H_2O_2$ .

5

10

15

20

25

In use the CVD chamber may be operated to form a short chain, inorganic polymer, which is initially a liquid, on surface of the a semi-conductor wafer to produce planarisation either locally or globally, or for 'gap filling'. The polymer is formed by introducing into the chamber the methyl silane and the hydrogen peroxide in vapour form and reacting them either in a gaseous reaction or at the wafer surface spontaneously. Once the resultant polymer is formed on the wafer, it has been found that the rate of polymerisation is such that the condensate remains a liquid long enough to allow the polymer to flow. As a consequence the layer fills both small and large geometries or gaps. As the film grows thicker; surface tension tends to cause the film to self planerise. It is believed that effectively this process takes place as the polymerisation takes place. The more settlement which occurs prior to full polymerisation the less likelihood there is of cracking. Very small dimensioned gaps can be filled and because of the fill layer properties these gaps can even, in certain circumstances, be re-entrant.

It has further been found that providing a weakly ionized plasma in the chamber enhances deposition rates, without being significantly detrimental to the properties of the layer. Thus, with some silicon containing precursors, the use of a plasma enhances the deposition rate without significant detriment to the planarity of the deposited polymer.

WO 98/08249

5

10

15

20

25

The apparatus 10 also includes a Plasma Enhanced Chemical Vapour Deposition (PECVD) chamber 24 of generally conventional construction, comprising a shower head 25 and a wafer support 26. The shower head 25 is connected to RF source 27 to form one electrode, whilst the support 26 is earthed either directly on through a variable resistance and forms another electrode. Alternatively the shower head 25 may be earthed and the support may be driven. The shower head 25 is connected by respective pipes 28 and 29 to a source of silane (SiH<sub>4</sub>) in N<sub>2</sub> or other inert carrier and a source of N<sub>2</sub>O.

In use, the PECVD chamber may be operated to deposit a base layer or under layer on a semiconductor wafer or other semiconductor substrate prior to deposition of the doped polymer layer discussed above. Likewise, after deposition of the polymer layer in the CVD chamber 11, the semiconductor wafer may be returned to the PECVD chamber for plasma deposition of a capping layer. Both the under layer or base layer and the capping layer have a similar chemistry of silicon dioxide.

### EXAMPLE

A wafer is loaded into the machine and transferred to the PECVD chamber. A 1000Å base layer of silicon dioxide is deposited at a temperature of 350°C. (The base layer could be between 100Å and 3000Å thick). Whilst still in the PECVD chamber, the wafer may be subjected to pre-treatment with a plasma, for example using a gas such as  $N_2O$ ,  $O_2$  or  $N_2$ .

The wafer is then transferred to the CVD chamber 11

10

where the polymer layer is formed at a platen temperature of 0°C, to a thickness of 8000Å. The pressure in the CVD chamber 11 during formation of the polymer layer is typically around 850mT. For good quality films and to reduce the dielectric constant, it is desirable to remove as much water and OH from the film at an early stage. The layer is therefore exposed to a reduced pressure (typical 1-2mT) for a period of thirty seconds.

The wafer is then transferred to the PECVD chamber and a capping layer of 1000Å - 6000Å is deposited at a temperature of 350°C. The wafer is then unloaded from the machine and furnace heat treated at a temperature of 400°C for thirty minutes to remove the residual moisture and OH from the film, the inclusion of which would cause the dielectric constant to be higher.

Where the PECVD and CVD process are to be carried out in the same chamber, a wafer loading device 21 can be used to lift the wafer to an intermediate position 23 during heating of the wafer, to avoid unnecessary heating of the support 13.

#### EXPERIMENT.

5

10

15

20

25

Analysis of the basic chemistry involved suggested that the Si-H bonds in the SiH<sub>3</sub> component of  $CH_3$ -SiH<sub>3</sub> would react with  $H_2O_2$  in a similar manner to the Si-H bonds in  $SiH_4$ , leaving the Si-CH<sub>3</sub> bond intact. The resultant film was therefore expected to contain a basic  $SiO_2$  structure with a  $CH_3$  group attached to each silicon atom. An example of such

11

a structure is shown in Fig 7.

5

10

15

20

25

Initial observations confirmed that the doped polymer layer was indeed formed using the new process. The resultant film was then evaluated to confirm that Si-CH<sub>3</sub> was present in the film.

In order to confirm that Si-CH<sub>3</sub> and C-H bonds were present in the layer, we subjected the layer to Fourier Transform Infra-red (FTIR) analysis and the results are shown in Figure 2, which indicate that both the C-H and Si-C bonds are present.

It is known that the refractive index of a material is related to the dielectric constant. Refractive index measurements confirmed a lower refractive index was obtained for the doped polymer layer following thirty minute furnace heat treating in nitrogen ambient. As discussed above, the heat treating removes residual moisture from the layer. In Figure 3 the results are plotted, for increasing heating temperature, for a polymer layer of this invention "DOPED", for a silane/hydrogen peroxide layer as described in WO94/01885 "ET2" and a hybrid of these two layers "50%/50%". A marked decrease in refractive index was observed for the doped polymer layer in comparison with the layer according to WO94/01885. The hybrid (50%/50%) layer showed a smaller reduction in refractive index which was consistent given the smaller proportion of methyl silane in the source gas.

Scanning Electron Microscope (SEM) observation confirmed that the polymer layer exhibited good flow

5

10

15

20

25

properties, as seen in the SEM views given in Figure 4.

12

Dielectric constant measurements were taken over an average of five wafers produced in accordance with the above example, with 25 capacitors per wafer. The wafers were furnace heat treated prior to measurement at a temperature of 400°C in nitrogen for thirty minutes. The doped polymer layer averaged a dielectric constant of 3.24 at 1MHz.

An important property of any doped oxide layer is its temperature stability. Theory suggests that the Si-C bond should be generally stable to temperatures up to about 400°C, and we had predicted that the same would be true for Si-C bonds within the doped polymer layer. To confirm the temperature stability of the doped polymer layer, a wafer was furnace heat treated in nitrogen ambient at sequentially higher temperatures whilst monitoring both the Si-C and C-H peaks using FTIR. Figure 5 shows a plot of the integrated Si-C and C-H peak areas versus heating temperature. The curves indicate that the Si-C and C-H bonds are stable within the hardened doped polymer layer up to temperatures of at least 400°C after which the areas of the peaks and hence the number of bonds are seen to reduce.

A pump 22 is provided for reducing chamber pressure.

As has been indicated above the methyl silane may be substituted by ethyl, phenyl, vinyl silane or other organic silane and sources of peroxide bonding other than hydrogen peroxide may be used. Further precusors could be employed that provide an Si-C bond that was maintained from the gaseous phase adjacent to the wafer to the resultant

13

hardened polymeric layer upon the semiconductor substrate.

5

25

### CLAIMS

- 1. A method of treating a semiconductor substrate comprising depositing on the substrate a liquid short-chain polymer of the general formula  $R_a$  Si(OH)<sub>b</sub> or  $(R)_a$ SiH<sub>b</sub>(OH)<sub>c</sub>, where a+b=4 or a+b+c=4 respectively; a, b and c are integers, R is a carbon-containing group and a silicon to carbon bond is inferred.
- 2. A method according to Claim 1, wherein R comprises a methyl, ethyl, phenyl or vinyl group.
- 3. A method of treating a semiconductor substrate, which comprises positioning the substrate into a chamber, introducing into the chamber in the gaseous or vapour state an organosilane compound of the general formula  $C_xH_y$ - $Si_nH_a$ , and a further compound containing peroxide bonding and reacting the silicon-containing compound with said further compound to provide on said substrate a short-chain polymer.
  - 4. A method according to Claim 3, wherein said silicon-containing compound is of the general formula R-SiH<sub>3</sub>.
- 5. A method as claimed in Claim 4 wherein R is a methyl, ethyl, phenyl or vinyl group.
  - 6. A method according to Claims 4 or 5, wherein said silicon-containing compound is methyl silane (CH<sub>3</sub>SiH<sub>3</sub>).
  - 7. A method according to any preceding Claims, wherein said short-chain polymer is formed as a surface reaction.
    - 8. A method as claimed in any one of the preceding claims wherein further polymerisation takes place to form an amorphous structure of the general Formula  $(R_xSiO_y)_n$

9.

15

20

25

- A method according to any of the preceding Claims, wherein the dielectric constant of said deposited material
- is measured at 1MHz is less than 3.5.
- 10. A method as claimed in any one of the preceding claims wherein the deposition rate is enhanced by using a weakly ionised plasma.

15


- A method as claimed in any one of the preceding claims further comprising forming or depositing an under layer or a base layer.
- 10 12. A method as claimed in any one of the preceding claims further comprising depositing or forming a capping layer on the surface of the formed layer.
  - 13. A method as claimed in any one of the preceding claims further comprising chemical or radiative treatment of the polymer layer to provide mechanical stability of the layer.
  - Apparatus for implementing the method of any one of the preceding claims comprising a CVD chamber and a PECVD chamber, said CVD chamber having means for introducing therein two or more reaction gases or vapours, platen means for supporting a semiconductor substrate, and means for maintaining the temperature of the platen at a required level, said PECVD or CVD chamber including platen means for supporting a semiconductor substrate, means for introducing one or more reaction gases or vapours, together with means for generating a plasma if required, to cause the gaseous vapours to react.
    - 15. Apparatus as claimed in claim 15 having a single

WO 98/08249

5


dual CVD and PECVD function chamber.

16. Apparatus as claimed in claim 16 including means for lifting the substrate from the support for enabling heating of the substrate during PECVD processing without substantial commensurate heating of the support.




SUBSTITUTE SHEET (RULE 26)





**SUBSTITUTE SHEET (RULE 26)** 



SUBSTITUTE SHEET (RULE 26)







Fig. 4

SUBSTITUTE SHEET (RULE 26)





### **SUBSTITUTE SHEET (RULE 26)**



*Fig.* 7

# INTERNATIONAL SEARCH REPORT

Inters. Lonal Application No PCT/GB 97/02240

A. CLASS IPC 6	H01L21/312 H01L21/768		
According t	to International Patent Classification (IPC) or to both national classific	eation and IPC	
	SEARCHED		
Mintmum de IPC 6	ocumentation searched (classification system followed by classificati H01L	on symbols) .	
	ation searched other than minimumdocumentation to the extent that s		
	data base consulted during the international search (name of data ba	se and, where practical, search terms used)	
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT		
Category <sup>3</sup>	Citation of document, with indication, where appropriate, of the rele	evant passages	Relevant to claim No.
X A	EP 0 726 599 A (TOKYO SHIBAURA EL CO) 14 August 1996 see page 3, line 56 - page 5, lir		1-5,7-9, 12 14,15
	LIG CA CICCE A (DODCON CUDICTODUC		·
A	WO 94 01885 A (DOBSON CHRISTOPHER 20 January 1994 see page 5, line 56 - page 8, lir	·	1-5,7-9, 11,12, 14,15
X	M.MATSUURA ET AL.: "NOVEL SELF-PLANARIZING CVD OXIDE FOR IN DIELECTRIC APPLICATIONS" IEEE TECHNICAL DIGEST:INTERNATION ELECTRON DEVICES MEETING, 11 - 14 December 1994, SAN FRANC page 117-120 XP002046063 see page 117, column 2, paragraph	14	
Furth	her documents are listed in the continuation of box C.	X Patent family members are listed in	n annex.
"A" docume consid "E" earlier of filing d "L" docume which is citation	ant defining the general state of the art which is not lered to be of particular relevance document but published on or after the international	"T" later document published after the inter or priority date and not in conflict with cited to understand the principle or the invention "X" document of particular relevance; the ci cannot be considered novel or cannot involve an inventive step when the document of particular relevance; the ci cannot be considered to involve an inventive step with one or mo document is combined with one or mo	the application but sory underlying the same invention be considered to current is taken alone laimed invention step when the
other n "P" docume	means ant published prior to the international filling date but	ments, such combination being obviou in the art, "&" document member of the same patent f	us to a person skilled
Date of the	actual completion of theinternational search	Date of mailing of the international sear	
7	November 1997	08/12/1997	
Name and m	nailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk	Authorized officer	
:	Tel. (+31-70) 340-2040, Tx. 31 651 epo ni, Fax: (+31-70) 340-3016	Schuermans, N	

### INTERNATIONAL SEARCH REPORT

information on patent family members

Inter....ional Application No
PCT/GB 97/02240

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0726599 A	14-08-96	JP 8203887 A CN 1136219 A	09-08-96 20-11-96
WO 9401885 A	20-01-94	AU 4506993 A CN 1089757 A EP 0731982 A JP 9502301 T	31-01-94 20-07-94 18-09-96 04-03-97